CUDA tutorial: Difference between revisions

Marked this version for translation
No edit summary
(Marked this version for translation)
Line 34: Line 34:
**Each SM has its own control unit, registers, execution pipelines, etc.
**Each SM has its own control unit, registers, execution pipelines, etc.


=Programming model=
=Programming model= <!--T:27-->
Before we start talking about the programming model, let's go over some useful terminology:
Before we start talking about the programming model, let's go over some useful terminology:
*Host – The CPU and its memory (host memory)
*Host – The CPU and its memory (host memory)
Line 184: Line 184:
</syntaxhighlight>
</syntaxhighlight>


= Basic performance considerations = <!--T:26-->
= Basic performance considerations = <!--T:26-->
== Memory transfer ==
== Memory transfer ==
* PCI-e is extremely slow (4-6 GB/s) compared to both host and device memories
* PCI-e is extremely slow (4-6 GB/s) compared to both host and device memories
rsnt_translations
56,563

edits