rsnt_translations
56,430
edits
Narval/en: Difference between revisions
Jump to navigation
Jump to search
no edit summary
No edit summary |
No edit summary |
||
| Line 75: | Line 75: | ||
Narval is equipped with 2nd and 3rd generation AMD EPYC processors which support [https://en.wikipedia.org/wiki/Advanced_Vector_Extensions#Advanced_Vector_Extensions_2 AVX2 instructions]. This instruction set is identical to the one used by INTEL processors on the [[Béluga/en#Node_characteristics|Béluga]], [[Cedar#Node_characteristics|Cedar]], [[Graham#Node_characteristics|Graham]] and [[Niagara#Node_characteristics|Niagara]] nodes. The Narval AMD processors and the Intel processors of the [https://en.wikipedia.org/wiki/Haswell_(microarchitecture) Haswell] generation are both restricted to AVX2 and earlier instructions. As such, applications compiled on a [[Cedar#Node_characteristics|Cedar]] or [[Graham#Node_characteristics|Graham]] Broadwell node should function on Narval, otherwise you will need to recompile with the appropriate architecture parameters (see ''Intel compilers'' below). | Narval is equipped with 2nd and 3rd generation AMD EPYC processors which support [https://en.wikipedia.org/wiki/Advanced_Vector_Extensions#Advanced_Vector_Extensions_2 AVX2 instructions]. This instruction set is identical to the one used by INTEL processors on the [[Béluga/en#Node_characteristics|Béluga]], [[Cedar#Node_characteristics|Cedar]], [[Graham#Node_characteristics|Graham]] and [[Niagara#Node_characteristics|Niagara]] nodes. The Narval AMD processors and the Intel processors of the [https://en.wikipedia.org/wiki/Haswell_(microarchitecture) Haswell] generation are both restricted to AVX2 and earlier instructions. As such, applications compiled on a [[Cedar#Node_characteristics|Cedar]] or [[Graham#Node_characteristics|Graham]] Broadwell node should function on Narval, otherwise you will need to recompile with the appropriate architecture parameters (see ''Intel compilers'' below). | ||
Unfortunately, Narval's AMD processors are ''incompatible'' with the [https://en.wikipedia.org/wiki/AVX-512 AVX512] instruction set (from https://en.wikipedia.org/wiki/Skylake Skylake onwards) on the [[Béluga/en#Node_characteristics|Béluga]] and [[Niagara#Node_characteristics|Niagara]] nodes, as well as the more recent nodes on [[Cedar#Node_characteristics|Cedar]] and [[Graham#Node_characteristics|Graham]]. Consequently, applications compiled on those relatively recent Intel nodes will probably not function on Narval and recompiling will certainly be necessary (see ''Intel compilers'' below). | Unfortunately, Narval's AMD processors are ''incompatible'' with the [https://en.wikipedia.org/wiki/AVX-512 AVX512] instruction set (from [https://en.wikipedia.org/wiki/Skylake Skylake] onwards) on the [[Béluga/en#Node_characteristics|Béluga]] and [[Niagara#Node_characteristics|Niagara]] nodes, as well as the more recent nodes on [[Cedar#Node_characteristics|Cedar]] and [[Graham#Node_characteristics|Graham]]. Consequently, applications compiled on those relatively recent Intel nodes will probably not function on Narval and recompiling will certainly be necessary (see ''Intel compilers'' below). | ||
==Intel compilers== | ==Intel compilers== | ||